


Component Testing, Co-Optimization, and Trade-Space Evaluation





Jason Neely

Sandia National Laboratories

June 2, 2020

Project ID: elt223

SAND2020-4476 C



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

This presentation does not contain any proprietary, confidential, or otherwise restricted information

Overview

Timeline

- Start FY19
- End FY23
- 30% complete

Budget

- Total project funding
 - DOE share 100%
- Funding received in FY19: \$250k
- Funding for FY20: \$350k







Goals/Barriers

- Drive System Power Density = 33 kW/L
 - Power Electronics Density = 100 kW/L
 - Motor/Generator Density = 50 kW/L
- Power target > 100 kW
- Cost target for drive system (\$6/kW)
- Operational life of drive system = 300k miles
- Design constraints include
 - Thermal limits
 - Transistor / Diode reliability
 - Capacitor reliability

Partners


- Scott Sudhoff, Steve Pekarek Purdue University
- Jon Wierer Lehigh University
- Woongie Sung State University of New York (SUNY)
- Project lead: Sandia Labs, Team Members: Jack Flicker, Lee Rashkin, Lee Gill, Greg Pickrell, Todd Monson, Bob Kaplar



(1)

Relevance and Objectives

- The primary purpose of this project is to identify electric traction drive (ETD) designs, including inverter drive and electric machine, that are predicted to meet the goals outlined in the US Drive Electrical and Electronics Technical Team Roadmap [1]:
 - Power Density target for drive system = 33kW/L or a 100 kW peak system
 - Power Electronics Density = 100 kW/L
 - Electric Motor Density = 50 kW/L
 - Operational life of drive system = 300k miles
 - Cost target for drive system (\$6/kW)
- To support this design goal, this effort has four objectives
 - Test and demonstrate state-of-the-art devices and new devices developed by Sandia colleagues and collaborator teams in relevant circuits
 - Generate high-fidelity dimensional and electrical models for principal power electronic components within a novel inverter design
 - Co-Optimize inverter and machine designs for power density, reliability, and efficiency
 - Demonstrate and evaluate representative converter prototypes



Milestones for FY20 and FY21


| | | Date | Status | |
|------|-----|---|--------|----------------|
| FY20 | 3.1 | Identify a 100 kW candidate design that meets DOE power density and lifetime targets; alternatively, if targets cannot yet be reached, identify a design that is closest on the pareto curve to those targets and quantify performance gap at device/material level | 3/2020 | Complete |
| | 3.2 | Build and test a 5kW scale exemplar and validate electrical and thermal reference models | 6/2020 | In Progress |
| | 1.4 | Implement motor drive into component test-bed and use to evaluate semiconductor device operation | 9/2020 | In Progress |
| FY21 | 3.1 | Integrate MTBF computation into inverter drive optimization | 3/2021 | In Progress |
| | 3.2 | Identify a compact distributed-bus filter design that meets EETT ripple requirements and evaluate against discrete component alternative | 5/2021 | In Progress |
| | 1.1 | Demonstrate In-Circuit Operation of SUNY Poly SiC MOSFET | 6/2021 | Not started |
| | 1.2 | Demonstrate In-Circuit Operation of GaN JBS Diode | 9/2021 | Not started |

^{*} Any proposed future work is subject to change based on funding levels

Approach – Component Testing

<u>Objective:</u> Test and demonstrate new devices developed by Sandia colleagues and collaborator teams in relevant circuits

- Need rapid prototyping for R&D devices before incorporation into full power module
- Design and construction of custom test assemblies enable
 - Demonstration of newly developed devices
 - Collection of data on performance and reliability (failure modes, mechanisms) used as input in future generations of components
 - Realistically emulating operations and stressors that exist in end-use application (vehicle drivetrain)
 - can be scaled in parameters (voltage, current, temperature, etc.) to suit intermediate maturity devices



Approach – Device-Level Analysis Predicts Performance of SiC and GaN Devices

Objective: Generate high-fidelity dimensional and electrical models for principal power electronic components within a novel inverter design


- To quantify benefits/disadvantages of v-GaN compared to SiC in EDT system, necessary to have models of SiC and v-GaN devices
- While SiC devices are commercially available, v-GaN devices are not
 - Unfair to directly compare operation of commercially available SiC devices with lab-grade v-GaN devices
 - Commercial devices are much larger area
 - Significantly less defect density
 - Optimized for production costs, not just performance alone (e.g. contact metallization)
- Therefore, we took information regarding commercially available SiC devices and used first principles modeling to develop speculative v-GaN devices that are similar
 - More appropriate apples-to-apples comparison
 - Only gives approximate order of comparison
 - N.B: Devices of different materials may have different optimization for performance/cost

Copper Loss (P_{cu})

Pk-to-Pk Current $(I_{pk2pk}),$ Frequency (fsw),

Approach – Passive Component Models are Carefully Developed using Latest Design Information

Objective: Generate high-fidelity dimensional and electrical models for principal power electronic components within a novel inverter design



Approach - Co-Optimization & Trade-space Evaluation



Objective: Co-Optimize inverter designs with machine for power density, reliability, and efficiency

Design Codes are Formulated to Co-Optimize Motor & Drive

- High-fidelity models are developed for the motor (by Purdue) and power electronic components (by Sandia)
- Purdue-developed *Genetic Optimization System Engineering Toolbox* (GOSET) [2] is used to identify designs, simultaneously solving for motor and electric drive parameters [3], [4]
- Multiple objectives are considered in the optimization of power electronics: conversion efficiency, power density, and the reliability metric *Mean Time Between Failures* (MTBF)
- In this FY, an Efficiency-Power Density optimization was performed for the inverter drive, and an MTBF-Power Density optimization was performed for a boost converter


[2] S. D. Sudhoff, GOSET: Genetic Optimization System Engineering Tool: For Use with MATLAB®, version 2.6, January 1, 2014. URL:


https://engineering.purdue.edu/~sudhoff/Software%20Distribution/GOSET%202.3%20manual.pdf

[3] B. Zhang, S. Sudhoff, S. Pekarek and J. Neely, "Optimization of a wide bandgap based generation system," 2017 IEEE Electric Ship Technologies Symposium (ESTS), Arlington, VA, 2017, pp. 620-628.

[4] B. Zhang et al., "Prediction of Pareto-optimal performance improvements in a power conversion system using GaN devices," 2017 IEEE 5th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Albuquerque, NM, 2017, pp. 80-86.

Example from Previous Work






Approach – Hardware Test and Model Validation/Calibration




Objective: Demonstrate and evaluate representative converter prototypes

 When the optimization tools get to sufficient maturity, designs will be selected from the Pareto-Optimal sets for both the boost converter and inverter drive

 These hardware prototypes will be constructed, tested, and compared in performance to what was predicted in the models







10


Technical Accomplishments: In-Circuit Testing Capability



- Need rapid prototyping for R&D devices
- Data on performance and reliability for input in future generations of components
- Realistically emulate operations and stressors that exist in end-use application but can be scaled in parameters (voltage, current, temperature, etc.) to suit intermediate maturity devices
- Developed brushless DC motor drive test-bed to evaluate performance of fabricated GaN devices
 - 1000 V, 10 A
 - Fully controllable voltage/current
 - Replicated motor dynamics
 - System was commissioned using COTS SiC devices
- This system will be used to evaluate state-of-the-art commercial devices as well as newly developed SiC and GaN devices









Technical Accomplishments: Device-Level Analysis Predicts Performance of SiC and GaN Diodes



- Developed first principles switching loss of GaN and SiC diodes for different diode types
- Based on analysis in [5]
 - 1D Optimization of diode layer thickness and doping based on device and material type
 - SiC Merged Pin Schottky (MPS) devices (commercially available) compared with v-GaN PiN and junction barrier Schottky (JBS) diodes (speculative)
 - Used switching loss model to define which devices are preferred for all possible operating regimes
 - e.g. v-GaN PiN preferred at high voltage as lower leakage loss overcomes larger turn-on voltage




[5] J. Flicker and R. Kaplar, "Design optimization of GaN vertical power diodes and comparison to Si and SiC," 2017 IEEE 5th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Albuquerque, NM, 2017, pp. 31-38.



Technical Accomplishments: Device-Level Analysis Predicts Performance of SiC and GaN MOSFETs



- Developed first principles switching loss of SiC, v-GaN and SiC MOSFET for different diode types
- Based on analysis in [6]
 - Took model SiC MOSFET (commercially available) with estimated layer thickness/doping levels
 - Changed applicable material type without re-optimization of layers
 - Calculated change in conduction and switching loss for new speculative device
 - Gives rough order of change between material systems; most likely systemic underestimation of benefit since real device would be optimized





[6] Baliga, B. Jayant. Fundamentals of power semiconductor devices. Springer Science & Business Media, 2010.

h

Technical Accomplishments: Comprehensive Optimization Approach Developed and Applied to Boost Converter Design

- High Fidelity Models were developed for a synchronous boost converter to support Genetic Algorithm Optimization design codes
- There are 6 components; models support:
 - Electrical property modeling for dynamic simulation
 - Inductor design and dimensional calculation
 - Transistor selection and loss modeling






Transistor Device Selection and Loss Model


| | PART (Dept. 00391) | | | | |
|--|--|---|-------------|---|-------------------------------------|
| 4 3 Sandie | Heifted Later | | | | |
| T 9 lesses | PARISLE-1919 | | | | |
| 9 4 (NONE) | 194-0433 | | | | |
| n 1 (ast) | DESCRIPTION OF THE PERSON OF T | | | | |
| 11 | | Geot/No max, Ide os, Ide off, Dis yea, Text | | | |
| 62 | | Personal and Electrical Specifications | | | |
| 25 9 | | | | | |
| M Vis | = 211 V - 450 V | iligut Volcage Hange | | | |
| 27 A 10: | - 800 V - 1000 V | Output Voltage Range Output Downt | | | |
| 29 6 20 | - 1.15 - 0.33 | (Target Efficiency | | | |
| D tre | = 36 - 1000 kfs | | | | |
| 13 1 13 | - 1 × 16 × 2 | : Indarter Rissle factor (ph-pk) | | | |
| 12 4 Win | | (Input Voltage Ripple Factor (ph-ph) | | | |
| 23 - 4 X/2 - | - 0,1 | (Output Voltage Riggle Sector (pit-ga) | | | |
| | m Selection | | | | |
| 27 | | bening Lies: 900 V, 1000 V, 1200 V, 1701 T | | | |
| 25 - VOF_840 29 | - 0.7s & Voltage Detail | ing factor (VDF) for the MORFETO | | | |
| 11 - 11 TO A | SA CT PROPERTY AND | | | | |
| H - VE | FO MAKE BOOK SEC 44 Y | | | | |
| 11 - 13 | NO MERCANDO NEC TE A | C BART STREET, SAL BART | | | |
| | TO MINICOSOFT SEC AN | To make a control of the control of | | | |
| | NC = 1299/ | | | | |
| | | | | | |
| Marie 1 | TO MANY-1206-VDF StC 44 | Vo. mances/100+VOF Sac | | | |
| H = elseif H = VB | | Vo_Basc+1700+V0F_\$10 | | | |
| 16 = elseif 1 17 = VB_1 18 = else | /o_max=1200=VEW_DLC ex SLC = 1700; | SHELLOW STORY STORY | | | |
| 16 = elseif 1 17 = VB 1 15 = else 16 = ecci | /o_max=1200=VEW_DLC ex SLC = 1700; | No_mage=1700+VDF_SLC | pulsement") | | |
| 16 = | /o_max=1200=VEW_DLC ex SLC = 1700; | SHELLOW STORY STORY | pulsiment") | | |
| 16 = elseif 1 17 = VB 1 15 = else 16 = ecci | /o_maxcl200-700_300 sa 64C = 1700; sel'80 34C MODET avail | SHELLOW STORY STORY | | r//www.wolfmeed.com/por | wic/bookstie/elo-mosfeku |
| 16 = | /o_maxcl200-700_300 sa 64C = 1700; sel'80 34C MODET avail | able that senisfies the blocking voltage of | | ://www.wollmpeci.com/p | ws:/pookuts/suo-mosfets |
| 06 = elseif' 27 = VS_1 28 = else 28 = ers 40 = ers 41 = SIC_lise 40 = MC_SIC 44 = V_Bared | No management and as side = 1700y mail the fact MODEST event combine = resi | media (tar sequefuse the blocking voltage to | | (//www.yollspeed.com/g | wir/poolucts/suc-mosfete |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | ://www.yoltapees.com/po | was/pooducts/auc-moafeto |
| 06 = elseif' 27 = VS_1 28 = else 28 = ers 40 = ers 41 = SIC_lise 40 = MC_SIC 44 = V_Bared | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | media (tar sequefuse the blocking voltage to | | ://www.wolfmpeed.com/go | wic/products/sic-mosfeto |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | ://www.wolfspeed.com/go | wer/products/suc-mosters |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | r//www.wolimpecd.com/gr | wis/poolants/aun-maters |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | il/www.yoltmpeed.com/p | wic/products/sic-masters |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | e//www.wolltapeed.com/gr | wir/goodusta/alo-mageles |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | of / www. spoiling ends, com/go | war/gonducta/au-moafesa |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | e//www.wolfspeed.tox/g | wijgoolutie/so-wosfets |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 loce: tamphices | | ci/www.yolEmpeed.com/yo | war/gonducta/au-moafesa |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | ci/www.wollmands.com/go | wi/goodusta/au-woafete |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | ci/news, wolltagends, transfer | war (positorta) alio-mostera |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | tilinn, soltment, todig | wat/goodusta/au-mafesa |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | e/www.solitageed.com/g | eni/goodusta/au-enistera |
| 16 - slamid 17 - 178 18 - 188 18 - 188 18 - 188 18 1 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | El/new, wollEmpered, trootings | wat/gumatik/sio-mafasa |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | il Press, spol Emperal, stanligh | ent/products/sco-enafece |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | Closer, will agend, training | est/genilacts/sco-einters |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | el Anno, yo LEagued , tourge | eri (postacia) no enabes |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | of Peners you Empered a country | ees/gembets/acc-elates |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | Communication of the control of the | wet/products/sco-windsch |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); % 500,000 force tamphices | | 6/ www. 50 Linguistic coloring | eri (pontecto) aco enatesa |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 bore: tamphices | | of freeze will depend on only | west (granites to A reco-Mila fiera |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 bore: tamphices | | (//www.souldagesti.com/g | wijyumutu/ass-wiatas |
| 16 - slamid 17 - 17 17 17 17 17 17 17 | No mano1266-VEM_SEC as SEC = 1700; set the fire MCDEET avail table | unic that setteffies the blocking voltage of media(fair mosfer_limel.where); 8 300 800 bore: tamphices | | of Anna and Empared Control | eni/products/sco-enifers |

(1)


Technical Accomplishments: Comprehensive Optimization Approach Developed and Applied to Boost Converter Design

- High Fidelity Models were developed for a synchronous boost converter to support Genetic Algorithm Optimization design codes
- There are 6 components; models support:
 - Capacitor selection and loss modeling for MLCCs and Film
 - Thermal modeling and heat sink selection
 - Computation of Mean Time Between Failure (MTBF)






kW Boost Converter w/ MLCC and Cooling Typ




Technical Accomplishments: Novel Inverter Architecture

(1)


- An inverter drive architecture was down-selected for optimization
- Design characterized by
 - A multi-phase design [7]
 - Flat Integrated Form Factor may benefit from the energy density and temperature resilience of ceramic capacitors [8]
 - Ceramic heatsink bonded to chassis improves thermal performance [9]




- [7] Nie, Zipan; Schofield, Nigel: 'Multi-phase VSI DC-link capacitor considerations', IET Electric Power Applications, 2019, DOI: 10.1049/iet-epa.2019.0062IET Digital Library, https://digital-library.theiet.org/content/journals/10.1049/iet-epa.2019.0062
- [8] J. Stewart, J. Neely, J. Delhotal and J. Flicker, "DC link bus design for high frequency, high temperature converters," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, 2017, pp. 809-815
- [9] S. Yanoet al., "Development of compact power control unit for HEVs,"inProc. IEEE Energy Convers. Congr. Expo. (ECCE), Cincinnati, OH,USA, Oct. 2017, pp. 584–588...



Flat Integrated Form Factor



Technical Accomplishments: High Fidelity Circuit Model was Developed for Inverter Drive



- Input parameters include:
 - Electrical frequency (speed of motor)
 - Switching frequency
 - DC link capacitance
 - DC damper capacitance and resistance
 - Input voltage
 - Number of phases

Performance metrics include:

- RMS voltage ripple (as a percentage of input voltage)
- Voltage ripple amplitude
- RMS capacitor current ripples
- Input current ripple
- Loss
- Volume and power density


Technical Accomplishments: Boost Converter Optimization Results


(1)


- Genetic optimization was applied to a boost converter to evaluate the trade-off between Power Density and MTBF; shown here assuming MLCCs and varying thermal management approaches
- Example design indicates 154.1 kHz switching frequency, use of SiC MOSFETs, boost from 400V to 500.2V, and forced air cooling, resulting in a power density of 25.43 kW/L, 95.12% conversion efficiency, and MTBF of 3205.7 hours
- The relatively short MTBF is largely attributed to the shorter MTBF of Multilayer Ceramic Capacitors (MLCCs) and the large number of them in the design

| Parameter Selection | Specifications | Loss |
|------------------------|--------------------------------|-----------|
| Core | C058894A2HT19 | 65.67 W |
| Winding | 33 AWG, 40 Strains | 14.28 W |
| HS Transistor | C3M1020090D | 107.677 W |
| LS Transistor | C3M1020090D | 52.074 W |
| Input Capacitor | 1 nF (1 X 1nF of '0603') | - |
| Output Capacitor | 3.4 μF (34 X 0.1 μF of '1808') | - |
| Heatsink | 1000 LFM | - |
| Efficiency | - | 95.12% |









Technical Accomplishments: Inverter Drive Optimization Results


(1)

 Genetic optimization was applied to the inverter to evaluate the trade-off between Power Density and Efficiency

 Optimization has been performed for systems based on commercially available SiC MOSFETS and lateral GaN extrapolated from theoretical behavior. Vertical GaN model in progress.

- Examining the parameter values some tendencies are shown:
 - 800-1000 V input
 - ≥200 kHz switching
 - 250-400 capacitors on circuit board
- Example design indicates use of GaN devices, 3 Phases, a 915 Vdc link voltage, 320 ceramic capacitors, 340 kHz switching, is 89.3% efficient at 100 kW, and has 74.9 kW/L power density; component volume is given by:

| Component | Volume (L) | % of total | Loss (kW) | % of total | |
|-----------------|------------|------------|-----------|------------|--|
| Module | 0.010 | 0.557 | 0.387 | 23.95 | |
| Capacitor | 0.208 | 11.60 | 0.001 | 0.0082 | |
| Input Inductor | 0 | 0 | 0 | 0 | |
| Filter Inductor | 1.512 | 84.33 | 1.228 | 76.04 | |
| Cooling System | 0.063 | 3.517 | N/A | N/A | |



┥<u>╞</u>┻_╸╋

┤<u>├</u>┻<u>,</u>*

Responses to Previous Year Reviewers' Comments

This project was reviewed at the 2019 AMR

There were three main concerns regarding (1) the value, progress, and details of the testbed, (2) the level of detail captured in the model, and (3) clarity on the advancement over the state-of-the-art

Question 1, Reviewer 1 - "This reviewer said ... More information on the test-bed(s) (planned or existing) and its capabilities would be appreciated..."

Question 2, Reviewer 3 – "This reviewer said that some progress was shown in design tradeoffs. No progress was shown in the development of the custom test bed."

Response: We appreciate the reviewers' comments. Since the last AMR, the testbed has been constructed and will be deployed to evaluate custom devices, SiC and GaN. The testbed was designed as a reduced scale inverter, capable of operating at a variety of switching frequencies, fundamental frequencies, and voltages up to 1000V. Details of the testbed are on slide 10.

This FY, additional hardware prototypes will also be built, but these initial prototypes will use COTS SiC devices and are primarily intended to validate the optimization codes. In contrast, the Testbed is intended to evaluate new devices.

Responses to Previous Year Reviewers' Comments



This project was reviewed at the 2019 AMR

There were three main concerns regarding (1) the value, progress, and details of the testbed, (2) the level of detail captured in the model, and (3) clarity on the advancement over the state-of-the-art

Question 1, Reviewer 1 - "This reviewer said ... Additional detail about the level of detail captured by the reduced-order metamodels would also be appreciated."

Question 2, Reviewer 2 - "This reviewer suggested ... [s]ome of the performance of the power converter is very much going to depend on the layout of the devices and the converter. The reviewer asked if this level of detail will be captured."

Response:

A meta-model is currently used for computing the cooling plate volume assuming a flat single-sided interface and uniform heating of the substrate. The machine model used in the simulations is currently a permanent magnet machine model, specified for 20 krpm and adjusted for phase number. The machine design will be lead by Purdue University; see elt248

The size of the devices is accounted for based on peak current and material current density, and the spacing is accounted for based on peak voltage, and creepage and clearance requirements. A similar approach is taken for the layout of the ceramic capacitors. Models that capture the impact of layout on the ESL in each capacitor are under development as this effects the current distribution. Details of the device and other component models are provided in more detail throughout the Approach and Accomplishments sections.

Responses to Previous Year Reviewers' Comments

This project was reviewed at the 2019 AMR

There were three main concerns regarding (1) the value, progress, and details of the testbed, (2) the level of detail captured in the model, and (3) <u>clarity on the advancement over the state-of-the-art</u>

Question 1, Reviewer 3 – "This reviewer said that it is not clear how this approach is an advancement from the current state-of-the-art. The reviewer asked what new techniques or technologies will be investigated ..."

Response: This project is intended to interface strongly with 5 other projects:

- A Sandia-led project to develop GaN diodes and transistors, elt210
- A Sandia-led project to develop methods to improve MLCC reliability, elt222
- A Sandia-led project to develop low-loss magnetic materials, elt216
- A SUNY Poly-led effort to develop advanced SiC devices
- A Purdue-led effort to develop a first-of-its-kind electric machine, elt248

The testing, modeling, integration and optimization efforts employed in this project help to reveal how different state-of-the-art technologies and in-development technologies may be combined to realize a first-of-its-kind drive system that meets DOE's drivetrain performance goals.





<u>Purdue University/Sonrisa Research, Inc. (Scott Sudhoff)</u> – Working with Sandia to co-optimize motor and drive



<u>Lehigh University (Jon Wierer)</u> – Working with Sandia for design/simulation/modeling of GaN JBS diodes.



<u>State University of New York (SUNY) (Woongie Sung)</u> – Fabricating SiC JBS diode integrated with MOSFETs

Remaining Challenges and Barriers



- Identifying AC Bus filter designs with reduced volume
 - Current designs indicate that the volume is dominated by the AC filter volume
 - This development will be included for next Fiscal Year
- Improving the reliability of Multilayer Ceramic Capacitors (MLCCs) to aid in identifying inverter designs that can achieve 300,000 miles
 - To establish a range of 300,000 miles (DOE target); assuming 13,456 miles/year average [10] and 435 hours/year in vehicle [11], this becomes 22.3 years reliability (roadmap indicates 15 years [1]), and 9702 hours of operation
 - Thus far, boost converter optimization indicates MTBFs < 9000 hours, largely due to the shorter MTBF of MLCCs; the inverter will have more of these than were considered for the boost converter, see MLCC reliability improvement efforts in elt222

Proposed Future Research




Remaining FY20 Tasks

- Update Optimization to optimize for 100 kW peak, 55 kW continuous
- Building and Testing Reduced Scale Prototypes
 - 5 kW Boost Converter
 - 10 kW peak (5.5 kW continuous) Inverter Drive

Research in FY21 and Beyond

- Develop advanced distributed AC Filter concept to substantially reduce AC bus/filter volume
- Co-Optimize inverter and Homo-Polar motor in development by Purdue University
- Build inverter exemplar using Sandia-developed GaN devices

Nanocomposite with high permeability and high permittivity



* Any proposed future work is subject to change based on funding levels

Summary

- A research approach is identified to test, model and simulate power components and to optimize a power train design using multi-objective optimization tools
- This optimization approach enables a holistic-approach to the drive design
 - Design codes will first be developed to optimize candidate power electronic and motor designs separately; these will then be merged to co-optimize these two components
 - Each year, hardware prototypes will be developed to verify designs and recalibrate models
 - Sandia is working closely with Purdue; Purdue is focusing on the machine optimization
- Progress has been made on the development of modeling tools and advanced performance evaluation methods, i.e. MTBF calculation
- Candidate designs are being down-selected and will be built + tested this FY
- Hardware test results will be used to demonstrate design ideas and calibrate models